

June 1986

The 5C060 Unification of a CHMOS System

J. R. DONNELL
PROGRAMMABLE LOGIC APPLICATIONS
INTEL CORPORATION

INTRODUCTION

From an outside glance, the world of computers and microprocessors seems filled with dedicated ICs that fulfill a variety of system needs. Upon closer inspection we find that designers must still reach into their bag of random logic to link together all of the parts of the system. It seems a shame to stuff a board full of high powered peripherals and still have portions of that board wasted on decoders, latches, and other miscellaneous random logic.

True, programmable logic has been around a long time. But that logic is somewhat rigid in form, one time programmable, and can also double as space heaters. These devices are totally unacceptable for a CMOS system. What is needed is a flexible PLA architecture, erasability for prototyping, and CMOS for low power. In addition, for this particular application the device must perform from static operation to 10 MHz.

OBJECTIVE

This application note covers the design of three separate circuits for Intel's CHMOS Design Kit. The functions performed by the 5C060 are: Memory decoding, wait state generation, and the power down circuitry for the 80C88 system clock.

MEMORY DECODING

The system in question supports one 32K bank of EPROM memory, and four banks of 4K static RAM. Figure 1 shows the memory map of this system. Address lines A19, A13, and A12 will be used to decode the address space. PWR_DWN and S2_MIO serve as enables. In addition, to avoid data bus contention signals memory read (MRDC) and advanced memory write (AMWC) are decoded along with the address lines for RAM chip selects. This is necessary for devices without output enables (OE) on multiplexed address/data busses.




Figure 1. 80C88 Memory Map

Figure 2 shows a discrete implementation of the chip select decoding logic.




Figure 2. Discrete Decoding Logic Solution

Several options for entering this design are available through Intel's Programmable Logic Development System (iPLDS). (For a more complete description of iPLDS the reader is referred to the iPLDS data sheet.) The design entry vehicle chosen for this application note is the Logic Builder. (Logic Builder is an interactive netlist method of design entry especially suited to Boolean equation entry and entry from existing schematics.) Several reasons are behind this decision. First, the Logic Builder software is included in iPLDS. In addition, Logic Builder entry is very fast, the designer may choose either netlist entry or Boolean equations, and finally, the Logic Builder software makes additions and corrections of design very easy.

Using Logic Builder, the first step for this design is to determine the equations for the 3 to 8 decoder shown in Figure 2. These equations are simply the decoding of the address lines ANDed with the enable signal. Equations 0 thru 8 implement the decoding function of Figure 2.

```

/Y0 = /A19*/A13*/A12*ENABLE;      (0)
/Y1 = /A19*/A13*/A12*ENABLE;      (1)
/Y2 = /A19*/A13*/A12*ENABLE;      (2)
/Y3 = /A19*/A13*/A12*ENABLE;      (3)
/Y4 = A19*/A13*/A12*ENABLE;        (4)
/Y5 = A19*/A13*/A12*ENABLE;        (5)
/Y6 = A19*/A13*/A12*ENABLE;        (6)
/Y7 = A19*/A13*/A12*ENABLE;        (7)
ENABLE = /PWRDWN*S2MIO;            (8)

```

Armed with this knowledge it becomes trivial to enter the circuit of Figure 2 into Logic Builder. Included in the Appendix is the Advanced Design File (ADF) created by Logic Builder for this circuit (ADF-1). Typically the ADF would now be submitted to the Logic Optimizing Compiler (LOC) for Boolean minimization and design fitting. In this case we have used only a small portion of the logic available in the 5C060 so let us continue with the wait state generator and power down circuitry.

Power Down

Since this design is based on the 80C88 we can actually stop the system clock for extended periods of time and power back up as if nothing had occurred. The circuit to achieve this power down is shown in Figure 3.

As long as the PWRDWN signal is low the 82C84 clock output is OR'ed with a logical zero from the PWRDWN flip-flop. As a result the 82C84 drives the 80C88 system clock. If PWRDWN goes HIGH, the rising edge of the next 82C84 clock will set the output of the PWRDWN flip-flop HIGH inhibiting the fall of the next clock cycle. The 80C88 system clock will remain HIGH until PWRDWN goes LOW and the PWRDWN flip-flop is clocked from the 82C84 clock. Using this configuration we avoid partial clock cycles for the 80C88 system clock.




Figure 3. 80C88 Power Down Circuit

Again, entering this circuit into Logic Builder is trivial. In fact it can be added directly to the decoder circuit shown above. The ADF file for this addition is shown in the appendix under ADF-2.

Wait States

The majority of memory and peripheral devices which fail to operate at the maximum CPU frequency typically do not require more than one wait state. The circuit shown in Figure 4 is an example of a simple wait state generator. The circuit operation is as follows. Given that a memory location requiring a wait state has been selected, ALE in conjunction with /WAITCS will clear the flip-flop—driving the 82C84RDY line high low. The 82C84 samples the RDY line during T2 of the 80C88 bus cycle, and in this case detects a wait state. The rising edge of T2 then clocks the 82C84RDY line high thereby inserting only one wait state.

Once again, adding this circuit to the existing decoder and power down design is simple. The final ADF file is given in the appendix under ADF-3. Once the final design has been completed the ADF is submitted to the Logic Optimizing Compiler. LOC compiles the design, performs Boolean minimization, and fits the design into the target EPLD. In addition, LOC produces two files. The JEDEC programming file, the Logic Equation File

(LEF), and the Utilization Report. These are also included in the appendix for each step in this design process.

LOC FILES

The JEDEC File

The JEDEC file is analogous to the object code file that is used to program EPROMs. This file is used by the Logic Programming Software (LPS) to program Intel's EPLDs.

The LEF File

The LEF file is an optional file produced by the compiler. The LEF file contains the minimized Boolean equations which resulted from the original ADF. Some interesting points can be raised concerning the LEF file. Looking at LEF-3, first recall that the EPROM chip select was a function of A19, A13, A12, and the enable signals. It turns out that after minimization the EPROM chip select depends only on A19 and the enable signals (/PWRDWN and S2MIO). This is shown in the LEF file. One other point, the initial wait state circuitry employed a JK flip-flop. The compiler automatically minimized this circuit into a D-type flip-flop with feedback achieving the same functionality.

APPENDIX

ADF-1

```

JR Donnell
Intel
January 31, 1986
8C060
0
8C060
Decoder for 80C88 system - 16K RAM and upper 512K EPROM
V.B. Version 3.0. Baseline 17x. 8/26/85
PART: 8C080
INPUTS: A19,A13,A12,PWRDWN,S2MTO,AMWC,MRDC
OUTPUTS: RAM0CS,RAM4KCS,RAM8KCS,RAM16KCS,EPROMCS
NETWORK:
RAM0CS = CONF (RAM0CS,VCC)
RAM4KCS = CONF (RAM4KCS,VCC)
RAM8KCS = CONF (RAM8KCS,VCC)
RAM16KCS = CONF (RAM16KCS,VCC)
EPROMCS = CONF (EPROMCS,VCC)
A19 = INP (A19)
A13 = INP (A13)
A12 = INP (A12)
PWRDWN = INP (PWRDWN)
S2MTO = INP (S2MTO)
MRDC = INP (MRDC)
AMWC = INP (AMWC)
EQUATIONS:
RAM8KCS = //(MRDC*Y2
+ /AMWC*Y2);
RAM16KCS = //(MRDC*Y3
+ /AMWC*Y3);
EPROMCS = //(Y7
+ /Y6
+ /Y5
+ /Y4);
Y7 = //(A19*A13*A12*RNABLR);
Y6 = //(A19*A13*/A12*ENABLE);
Y5 = //(A19*/A13*A12*RNABLR);
Y4 = //(A19*/A13*/A12*ENABLE);
RNABLR = /PWRDWN*S2MTO;
Y3 = //(A19*A13*A12*ENABLE);
Y2 = //(A19*A13*/A12*RNABLR);
RAM4KCS = //(MRDC*Y1
+ /AMWC*Y1);
Y1 = //(A19*/A13*A12*ENABLE);
RAM0CS = //(MRDC*Y0
+ /AMWC*Y0);
Y0 = //(A19*/A13*/A12*RNABLR);
RND#

```

292009-5

ADF-2

```

JR Donnell
Intel
January 31, 1986
6C060
0
6C060
Decoder for 80C88 system - 16K RAM and upper 512K EPROM
Plus power down circuit
TB Version 3.0, Baseline 17x, 9/26/85
PART: 6C060
INPUTS: A19,A13,A12,PWRDWN,S2MIO,AMWC,MRDC,R2C84CLK
OUTPUTS: RAM0CS,RAM4KCS,RAM8KCS,RAM16KCS,RPROMCS,STOPCLK,R0C88CLK
NETWORK:
RAM0CS = CONF (RAM0CS,VCC)
RAM4KCS = CONF (RAM4KCS,VCC)
RAM8KCS = CONF (RAM8KCS,VCC)
RAM16KCS = CONF (RAM16KCS,VCC)
RPROMCS = CONF (RPROMCS,VCC)
STOPCLK,STOPCLKF = RORF (PWRDWN,R2C84CLKR,GND,GND,VCC)
R0C88CLK = CONF (R0C88CLK,VCC)
PWRDWN = INP (PWRDWN)
R2C84CLKB = CLKB (R2C84CLK)
R0C88CLK = OR (STOPCLKF,R2C84CLK)
R2C84CLK = INP (R2C84CLK)
A19 = INP (A19)
A13 = INP (A13)
A12 = INP (A12)
S2MIO = INP (S2MIO)
MRDC = INP (MRDC)
AMWC = INP (AMWC)
EQUATIONS:
RAM0CS = /(MRDC*Y0
+ /AMWC*Y0);
RAM4KCS = /(MRDC*Y1
+ /AMWC*Y1);
RAM8KCS = /(MRDC*Y2
+ /AMWC*Y2);
RAM16KCS = /(MRDC*Y3
+ /AMWC*Y3);
RPROMCS = /(Y7
+ /Y6
+ /Y5
+ /Y4);
Y0 = /(A19*A13*A12*ENABLE);
Y1 = /(A19*A13*A12*ENABLE);
Y2 = /(A19*A13*A12*ENABLE);
Y3 = /(A19*A13*A12*ENABLE);
Y7 = /(A19*A13*A12*ENABLE);
Y6 = /(A19*A13*A12*ENABLE);
Y5 = /(A19*A13*A12*ENABLE);
Y4 = /(A19*A13*A12*ENABLE);
ENABLE = /PWRDWN*S2MIO;
RND$

```

292009-6

JR Donnell
Intel
January 31, 1986
6C060
0
6C060
Decoder for 80C88 system - 16K RAM and upper 512K EPROM
Plus power down circuit
Plus wait state circuit
1.5 Version 3.0, Baseline 17x, 9/26/85
PART: 6C060
INPUTS: A19, A13, A12, PWRDWN, S2MIO, AMWC, MRDC, R2C84CLK, ALE, WAITCS
OUTPUTS: RAMDCS, RAM4KCS, RAM8KCS, RAM16KCS, RPROMCS, STOPCLK, R0C88CLK, R2C84RDY
NETWORK:
RAMDCS = CONF (RAMDCS, VCC)
RAM4KCS = CONF (RAM4KCS, VCC)
RAM8KCS = CONF (RAM8KCS, VCC)
RAM16KCS = CONF (RAM16KCS, VCC)
RPROMCS = CONF (RPROMCS, VCC)
STOPCLK, STOPCLKF = RORF (PWRDWN, R2C84CLK, GND, GND, VCC)
R0C88CLK, R0C88CLKF = COIF (R0C88CLK, VCC)
R2C84RDY = RORF (R2C84RDYD, R0C88CLK, R2C84RDY, GND, VCC)
PWRDWN = INP (PWRDWN)
R2C84CLK = CLK (R2C84CLK)
R0C88CLK = OR (STOPCLKF, R2C84CLK)
R2C84CLK = INP (R2C84CLK)
A19 = INP (A19)
A13 = INP (A13)
A12 = INP (A12)
S2MIO = INP (S2MIO)
MRDC = INP (MRDC)
AMWC = INP (AMWC)
R0C88CLKB = CLB (R0C88CLKF)
WAITCS = INP (WAITCS)
ALE = INP (ALE)
EQUATIONS:
RAMDCS = /(MRDC*Y0
+ /AMWC*Y0);
RAM4KCS = /(MRDC*Y1
+ /AMWC*Y1);
RAM8KCS = /(MRDC*Y2
+ /AMWC*Y2);
RAM16KCS = /(MRDC*Y3
+ /AMWC*Y3);
RPROMCS = /(Y7
+ /Y6
+ /Y5
+ /Y4);
Y0 = /(A19*A13*A12*ENABLE);
Y1 = /(A19*A13*A12*RNABLR);
Y2 = /(A19*A13*A12*ENABLE);
Y3 = /(A19*A13*A12*RNABLR);
Y7 = /(A19*A13*A12*ENABLE);
Y6 = /(A19*A13*A12*RNABLR);
Y5 = /(A19*A13*A12*ENABLE);
Y4 = /(A19*A13*A12*RNABLR);
ENABLE = /PWRDWN*S2MIO;
R2C84RDYD = /R2C84RDY;
R2C84RDY = /WAITCS*ALE;
END

282009-7

JR Donnelly
Intel
January 31, 1986
5C060
0
5C060

LEF-3

Decoder for 80C88 system - 16K RAM and upper 512K EPROM
Plus power down circuit
Plus wait state circuit
LR Version 3.0. Baseline 17x. 9/26/85
PART: 5C060

INPITS: 5C060
A19, A13, A12, PWRDWN, S2MIO, AMWC, MRDC, R2C84CLK, ALE, WAITCS

OUTPITS: RAM0CS, RAM4KCS, RAM8KCS, RAM16KCS, EPROMCS, STOPCLK, R0C88CLK,
R2C84RDY

NETWORK:
A19 = INP(A19)
A13 = INP(A13)
A12 = INP(A12)
PWRDWN = INP(PWRDWN)
S2MIO = INP(S2MIO)
AMWC = INP(AMWC)
MRDC = INP(MRDC)
R2C84CLK = INP(R2C84CLK)
ALE = INP(ALE)
WAITCS = INP(WAITCS)
RAM0CS = CONF(RAM0CS, VCC)
RAM4KCS = CONF(RAM4KCS, VCC)
RAM8KCS = CONF(RAM8KCS, VCC)
RAM16KCS = CONF(RAM16KCS, VCC)
EPROMCS = CONF(EPROMCS, VCC)
..SG000D = CLK(R2C84CLK)
STOPCLK, STOPCLKF = RORF(PWRDWN, ..SG000D, GND, GND, VCC)
R0C88CLK, R0C88CLKF = GOF(R0C88CLK, VCC)
..SG001D = CLK(R0C88CLK)
R2C84RDY = RORF(R2C84RDYD, ..SG001D, R2C84RDYC, GND, VCC)

EQUATIONS:
R2C84RDYC = WAITCS' * ALE;
..SG001D = R0C88CLKF;
R2C84RDYD = (WAITCS' * ALE)';
R0C88CLK = (STOPCLKF' * R2C84CLK)';
..SG000D = R2C84CLK;
EPROMCS = (A19 * PWRDWN' * S2MIO)';
RAM16KCS = MRDC * AMWC
+ A19' * A13 * A12 * PWRDWN' * S2MIO;
RAM8KCS = MRDC * AMWC
+ A19' * A13 * A12' * PWRDWN' * S2MIO;
RAM4KCS = MRDC * AMWC
+ A19' * A13' * A12 * PWRDWN' * S2MIO;
RAM0CS = MRDC * AMWC
+ A19' * A13' * A12' * PWRDWN' * S2MIO;

RND\$

282009-8

RPT-3

Logic Optimizing Compiler Utilization Report

***** Design implemented successfully

JR Donnell

Intel

January 31, 1986

5C060

0

5C060

Decoder for 80C88 system - 16K RAM and upper 512K EPROM

Plus power down circuit

Plus wait state circuit

LR Version 3.0. Runline 17x. 9/26/85

5C060

```

- - - -
GND - : 1 24:- Vcc
PWRDWN - : 2 23:- A19
GND - : 3 22:- STOPCLK
GND - : 4 21:- R2CR4RDY
WAITCS - : 5 20:- 80C88CLK
ALE - : 6 19:- KROMCS
R2CR4CLK - : 7 18:- RAM16KCS
MRDC - : 8 17:- RAM8KCS
AMWC - : 9 16:- RAM4KCS
S2MTO - : 10 15:- RAM0CS
A12 - : 11 14:- A13
GND - : 12 13:- GND
- - - -

```

INPITS

Name	Pin	Resource	MCell #	PTerm	MCells	Feeds:	OR	Clear	Clock
PWRDWN	2	INP	-	-	1	-	-	-	-
					4				
					5				
					6				
					7				
					8				
WAITCS	5	INP	11	0/ 8	2	-	-2	-	-
ALE	6	INP	12	0/ 8	2	-	2	-	-
R2CR4CLK	7	INP	13	0/ 8	3	-	-	-	1
MRDC	8	INP	14	0/ 8	5	-	-	-	-
					6				
					7				
					8				
AMWC	9	INP	15	0/ 8	5	-	-	-	-
					6				
					7				
					8				
S2MTO	10	INP	16	0/ 8	4	-	-	-	-
					5				

282009-9

						6			
						7			
						8			
A12	11	TNP	-	-		5	-	-	-
						6			
						7			
						8			
A13	14	TNP	-	-		5	-	-	-
						6			
						7			
						8			
A19	23	TNP	-	-		4	-	-	-
						5			
						6			
						7			
						8			

****OUTPUTS****

Name	Pin	Resource	MColl #	PTerm	MCells	Feeds: OR	Clear	Clock
RAM0CS	15	CONF	8	2/ 8	-	-	-	-
RAM4KCS	16	CONF	7	2/ 8	-	-	-	-
RAM8KCS	17	CONF	6	2/ 8	-	-	-	-
RAM16KCS	18	CONF	5	2/ 8	-	-	-	-
RPR0MCS	19	CONF	4	1/ 8	-	-	-	-
R0C8RCLK	20	COTF	3	1/ 8	-	-	-	2
R2C84RDY	21	R0NFA	2	1/ 8	-	-	-	-
STOPCLK	22	R0RFA	1	1/ 8	3	-	-	-

****UNUSED RESOURCES****

Name	Pin	Resource	MColl	PTerm
-	1	-	-	-
-	3	-	9	8
-	4	-	10	8
-	13	-	-	-

****PART UTILIZATION****

81% Pins
 87% MacroCells
 9% Pterms

292009-10